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Abstract
Quantum computers require interfaces with
classical electronics for efficient qubit control,
measurement and fast data processing. Fabri-
cating the qubit and the classical control layer
using the same technology is appealing because
it will facilitate the integration process, improv-
ing feedback speeds and offer potential solu-
tions to wiring and layout challenges. Inte-
grating classical and quantum devices mono-
lithically, using complementary metal-oxide-
transistor (CMOS) processes, enables the pro-
cessor to profit from the most mature industrial
technology for the fabrication of large scale cir-
cuits. Here we demonstrate the integration of a
single-electron charge storage CMOS quantum
dot with a CMOS transistor for control of the
readout via gate-based dispersive sensing using
a lumped element LC resonator. The control
field-effect transistor (FET) and quantum dot
are fabricated on the same chip using fully-
depleted silicon-on-insulator technology. We
obtain a charge sensitivity of δq = 165 µeHz−1/2
when the quantum dot readout is enabled by
the control FET. Additionally, we observe a
single-electron retention time of the order of a
second when storing a single-electron charge on
the quantum dot at milli-Kelvin temperatures.
These results demonstrate first steps towards
time-based multiplexing of gate-based disper-
sive qubit readout in CMOS technology opening
the path for the development of an all-silicon
quantum-classical processor.
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Multiple quantum computing platforms have
already reached the level of few-qubit demon-
strators1,2 and are addressing the challenges of
scaling up to larger arrays in order to implement
error-correction protocols3–5 and tackle practi-
cal problems. In each case, interfaces are re-
quired between classical control systems (which
may include optics, microwaves and DC elec-
tronics, depending on the technology platform)
to perform control and readout of the quantum
state of the system,6 including low-level oper-
ations to implement feedback and error correc-
tion, and high-level operations to perform the
quantum algorithm.
Amongst the most promising candidates for
large-scale quantum computing are electron
spins in semiconductor quantum dots, partic-
ularly in isotopically purified silicon.7–10 Silicon
is attractive as a host material as it offers long
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coherence times and a variety of qubit imple-
mentations (T e2 = 40 µs in Si/SiGe,11 T e2 =
28 ms in MOS9 and T e2 = 550 ms in donor
12
based nanostructures) and coupling geome-
tries.9,10,13–16 These silicon-based approaches
can all, to varying degrees, leverage nanofab-
rication techniques used in the semiconductor
industry, and it is also possible to directly make
use of CMOS technology (responsible for an ex-
ponential growth of transistor count in clas-
sical processors17) as the basic platform for
qubit devices.14,15 The small footprint of the
qubit nanostructures themselves would allow
for high-density integration of the qubits, in
principle,16 however, exploiting this potential
to scale up to a large number of densely packed
qubits brings formidable challenges in qubit ad-
dressing.
CMOS technologies provide a natural route
towards tackling challenges in qubit address-
ing and the integration of control and read-
out electronics for large scale quantum proces-
sors.18 This is reflected in a recent proposal by
Veldhorst et al., which considered on-chip in-
tegration of quantum and classical hardware,
with a CMOS-based quantum processor rely-
ing on quantum-dot spin qubits and transistor-
based control circuits together with charge stor-
age and a scalable gate-based readout scheme.19
The architecture has similarities with the float-
ing memory gates found in modern DRAM
chips.20 In both cases a key concept which un-
derpins scalability is multiplexing: the ability
to address arrays of 2n (qu)bits using O(n)
leads.
On-chip multiplexing circuitry to address ele-
ments of an array of gate-defined quantum de-
vices has been demonstrated in GaAs21,22 (256
QPCs) and Si/SiGe23 (four quantum dot de-
vices). Similarly, a switching matrix for a high-
frequency transmission line has been realized24
showing routes towards controlling large scale
devices. In addition to control, fast high-fidelity
readout is another essential requirement, and
for quantum dot devices this is commonly
achieved using nearby electrometers.25–27 Gate-
based readout28–30 provides a more scalable al-
ternative, taking the gate(s) that define the
quantum dot and using them additionally as
a sensor. For both separate and gate-based
qubit readout, sensitivity and speed is improved
by using radio frequency (rf) techniques: cou-
pling the sensor to a rf resonant circuit. Re-
cently, gate-based approaches have reached a
sensitivity of 37 µeHz−1/2,31 comparable to rf
electrometers.26,32,33 Frequency-domain multi-
plexing is a useful method to read out multiple
sensors simultaneously, however, the scalabil-
ity of this approach is limited by the accessible
bandwidth.34
Here, we report on gate-based rf-reflectometry
of a quantum dot, controlled through a field-
effect transistor (FET) at milli-Kelvin tempera-
ture. Both the quantum dot device and control
FET are fabricated using the same CMOS fab-
rication process and are realized on the same
chip as envisioned by Veldhorst et al.19 Our
experiment realizes a first step towards an in-
tegrated time-based multiplexing of gate-based
reflectometry readout (CMOS and cryogenic
compatible) by demonstrating sensitive read-
out through a control FET in the ‘ON’ state
combined with floating gate charge storage in
the ‘OFF’ state.
Both the quantum dot device and control
FET are based on CMOS transistors fabri-
cated on a silicon-on-insulator (SOI) substrate
where the silicon substrate acts as a back-
gate. The control FET is realized using a wide
channel (10 µm) and short gate (50 nm) device,
while the quantum device consists of a narrow
nanowire (60 nm) with a short gate (30 nm).
The measurement setup is depicted in Fig. 1.(a)
including a SEM micrograph of both devices.
The connection between the devices is made on-
chip using a short bond wire. In the transistor
with the nanowire channel, we expect forma-
tion of quantum dots in the upper corners of the
nanowire due to an enhanced field effect under
the gate.35 At large positive back-gate voltage
the wave-function of electrons in the corners is
expected to extend further into the center of the
wire resulting in a single extended quantum dot
(see Fig. 1.(d)).36
In this configuration, the combined quantum-
classical CMOS circuit has two primary inputs
which, in analogy to a multiplexer or memory
device, we refer to as the word- and data- (bit)
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Figure 1: Experimental setup and DC
transport measurements. (a) Measurement
circuit schematic, including SEM micrographs
of the control FET and quantum device. Con-
trol and measurement signals are sent to the
quantum device via the channel of a control
FET. (b) Transport through the quantum de-
vice as a function of VDL and VWL yielding the
threshold voltage of the control FET and quan-
tum device at VBG = 0 V. (c) Turn-on charac-
teristic of the quantum device as a function of
VBG when the FET is biased well above thresh-
old at VWL = 1.3 V. (d) Cross-section illus-
tration of the nanowire-based quantum device
under high back-gate bias and near-threshold
top-gate bias, such that a single quantum dot
forms. (e) Coulomb diamonds indicating a
single quantum dot in the quantum device at
VBG = 10 V.
line. The wordline is connected to the gate
of the control FET, while the dataline passes
through the channel of the control FET and
is applied to the gate of the quantum device.
Source-drain transport through the quantum
device can be measured directly, or readout
based on rf-reflectometry can be performed by
applying rf-modulation onto the dataline (via
an on-PCB bias tee) and using an LC resonant
circuit made from a surface mount inductor and
the parasitic capacitance of the device Cp. In
this way, the rf-modulation and dataline volt-
age VDL should only be applied to the quantum
device gate when the control FET gate voltage
VWL is above threshold. The LC resonator re-
sponse is amplified at multiple stages, followed
by IQ-demodulation (not shown, see Gonzalez-
Zalba et al.30 for details) from which the am-
plitude and phase of the reflected signal is ob-
tained. The phase Φ of the reflected signal is
sensitive to small changes ∆C in the quantum
capacitance of the quantum device, associated,
for example, with the tunneling of single elec-
trons: ∆Φ ≈ −piQ∆C/CT with Q being the
quality factor of the resonator and CT being
the total capacitance of the circuit.
First, we characterize the quantum device
and control FET through transport measure-
ments. We measure the source-drain current
through the quantum device as a function of
VDL and VWL, under some small source-drain
bias (VSD = 1 mV), observing the turn-on of the
FET and quantum device in Fig. 1.(b). When
the control FET is operated below threshold
(the ‘OFF’ state), the gate of the quantum
device is isolated from the the signal on the
dataline. In this state of the circuit, the quan-
tum device gate floats, allowing it to retain its
charge over a timescale of a second, as we ex-
plore later on. For measurements where VWL is
ramped slowly (as in Fig. 1.(b)), the quantum
device gate voltage tends to 0 V when the con-
trol FET is ‘OFF’. Once the control FET is op-
erated well above threshold the transfer curve of
the quantum device transistor can be measured,
while a transition region is also apparent where
the control FET is still strongly resistive. From
Fig. 1.(b) we estimate the threshold voltage of
the quantum device V Qth = 0.63 V and the FET
V FETth = 0.37 V (at VBG = 0 V). The control
FET threshold voltage is calculated as V FETth =
VWL − VDL at (VWL, VDL) = (1.02, 0.65) V and
additionally depends on VBG (not shown).
An important tuning parameter for the quan-
tum device used here is the back-gate voltage
VBG applied to the substrate — in principle,
3
this affects both the control FET and quantum
device as they are realized on the same chip. In
Fig. 1.(c), we demonstrate that the control FET
remains in a low-resistance state for a large
range of VBG when operated well above thresh-
old (VWL = 1.3 V). At large positive back-gate
voltage we observe clear and regular Coulomb
oscillations. Finally, in Fig. 1.(e), we confirm
the formation of a single few-electron quantum
dot under the gate of the quantum device by
measuring Coulomb diamonds at VBG = 10 V
and VWL = 1.3 V. We observe a first addi-
tion energy of about 16 meV showing strong
confinement compatible with previous measure-
ments.14,35
We now move on to performing gate-based
rf readout of the quantum dot, and evaluat-
ing the achievable charge sensitivity, consider-
ing the potential impact of the additional para-
sitic capacitance and dissipation from the con-
trol FET circuit. First, we characterize the LC
resonant circuit by measuring reflection (S11)
as a function of VWL (see Fig. 2.(a)). We ob-
serve lowering of the resonance frequency when
the control FET is operated above threshold
(VWL > 0.63 V) due to the additional capaci-
tance of the FET circuit that appears in paral-
lel to Cp. From Fig. 2.(b) which shows the to-
tal capacitance CT of the LC circuit (obtained
from Fig. 2.(a) using the nominal inductance
L = 390 nH) we estimate the contribution of
the FET circuit to 105 fF.
Next, we examine the phase response of the
resonant circuit as a function of the gate volt-
age on the control FET (see Fig. 2.(c)), using
rf modulation at frequency frf = 313 MHz and
power Prf = −88 dBm. Starting with the con-
trol FET well above threshold (VWL = 1.3 V),
in the strong accumulation regime, we observe
three principal Coulomb peaks when ramp-
ing VDL (blue trace). The peaks remain ini-
tially visible as VWL is reduced, though a back-
ground signal begins to dominate as the control
FET enters the weak inversion regime where
the FET gate capacitance strongly depends on
VWL − VDL. Since VDL is modulated by the rf-
signal, this is picked up in the dispersive re-
sponse of the resonator as an additional change
in capacitance that in turns produced and addi-
T
Figure 2: RF characterization and charge
sensitivity. (a) S11 of the rf circuit as a func-
tion of VWL (with VDL = 0.4 V and VBG = 10 V).
(b) Total resonator capacitance CT as a func-
tion of VWL with L = 390 nH. (c) Change
in phase response for different VWL showing
three Coulomb oscillations only when the con-
trol FET is operated above threshold. Features
originating from charge transitions within the
control FET itself are indicated as (?). (d)
Coulomb diamonds measured in the phase re-
sponse (VBG = 10 V and VWL = 1.3 V).
tional phase shift that depends on VDL. Eventu-
ally, when VWL < 0.5 V the control FET is be-
low threshold and the dispersive response van-
ishes (green trace). We note the appearance
of additional features in the scan (indicated by
asterisks) which we identify with single-electron
tunneling events in the control FET due to their
VWL dependence. These features become more
apparent when operating the control FET close
to threshold. Fig. 2.(d) shows rf measurements
(with the control FET well above threshold)
showing Coulomb diamonds of the quantum dot
in the same voltage region as the transport mea-
surements in Fig. 1.(e). The correspondence be-
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Figure 3: Charge sensitivity of the gated
rf readout. (a) Sidebands in the spectrum
when operating at the point of maximum slope
of a Coulomb oscillation with an equivalent ex-
citation of 0.01 e at 303 Hz superimposed on the
dataline. Signal-to-noise-ratio (SNR) as a func-
tion of (b) dataline DC voltage VDL, (c) car-
rier frequency frf , (d) carrier power Prf , and
(e) FET gate voltage VWL. When not being
swept, the following parameter values are used:
VWL = 1.3 V, VDL = 0.525 V, frf = 312 MHz,
Prf = −85 dBm
tween both sets of measurements shows that, in
the strong accumulation regime, the FET chan-
nel has negligible impact on the rf readout.
To measure the charge sensitivity of the gate-
based sensor with control FET, we apply a
small-amplitude signal of frequency fs = 303 Hz
(in addition to the rf-modulation at frf) onto
the dataline and monitor the signal-to-noise ra-
tio (SNR) in dB of the sidebands appearing in
the frequency spectrum at frf ± fs. The ampli-
tude of the signal (0.2 mVpp) corresponds to a
change of ∆q = 0.01e in the charge on the quan-
tum dot, where e is the charge of the electron.
A typical spectrum in shown in Fig. 3.(a). We
optimize the sideband SNR by tuning the cir-
cuit parameters VDL, frf and Prf as seen in Fig.
3.(b-e) respectively. First, we find the maxi-
mum sensitivity at the point of maximum slope
in the response of the resonator, VDL = 0.525 V.
The rf-frequency dependence, in Fig. 3.(c), re-
veals a maximum at frf = 313 MHz and a 3dB
bandwidth of 13 MHz which translates in to a
loaded Q-factor of 24 in the ‘ON’ state of the
control FET. This contrasts with ‘OFF’-states
measurements, and previous results31 where the
loaded Q was ≈ 40. The optimal value for the
rf power Prf was found to be −86 dBm. Finally,
observing the SNR as a function of VWL (Fig.
3.(e)) we identify two plateaus corresponding to
the ‘ON’- and ‘OFF’-states of the control FET.
In the approximately linear transition between
the plateaus, we observe multiple scattered data
points which we attribute to transitions in the
weak inversion regime of the FET (c.f. starred
features in Fig. 2.(c)). Overall, using opti-
mized circuit parameters we obtain a SNR of
15.6 dB which translates into a charge sensitiv-
ity of ∆q/(
√
2BSA × 10SNR/20) = 165 µeHz−1/2
for the chosen spectrum analyzer bandwidth
BSA = 50 Hz. This result compares well to
rf-QPC devices32 and demonstrates a near two
orders of magnitude improvement compared to
GaAs based gate sensors28 and comes close to a
previously reported sensitivity in a similar de-
vice.31
For multiplexing of the quantum device gate
signal to be effective, the gate must be able to
store the charge for a retention time which is
long compared to the inverse of the refresh rate.
To measure the charge retention time in our
circuit, we study the dynamics of the quantum
device when switching the control FET on and
off. Measurements were performed in a differ-
ent pair of devices, nominally identical to those
used above. In Fig. 4.(a) we present the equiv-
alent circuit of the charge memory node, sim-
ilar to a voltage divider for the dataline volt-
age VDL with the variable channel resistance of
the FET, RFET, and gate leakage resistance,
RG, that represents dielectric losses through
the gate-oxide. Both resistances determine the
voltage VG =
RG
RF+RG
VDL appearing on the gate
of the quantum device — the capacitance of this
gate, represented by CG, can be obtained from
the gate voltage spacing ∆VDL between consec-
utive Coulomb blockade oscillations plotted in
Fig. 4.(d). Using Cn,n+1G = e/∆V
n,n+1
DL , where n
is the number of electrons in the dot, we obtain
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Figure 4: Charge retention time and fast
switching. (a) Equivalent circuit consisting of
the variable control FET resistance RFET and
quantum device gate leakage RG and capaci-
tance CG. (b) Voltage divider characteristic of
this circuit. (c) Demonstration of charge lock-
ing for different FET ‘OFF’ states. Slow leak-
age of quantum dot gate charge is observed. (d)
Quantum device transfer characteristic. (e)
Demonstration of rf-sensing combined with fast
switching of the control FET. Initially, the FET
is biased above threshold and VDL is ramped
from 0.46 V to 0.50 V. Tunneling of the first
electron onto the quantum dot is observed (left
axis). After 7.5 ms the FET is biased below
threshold leading to a large jump in phase due
to the change in resonance frequency (right
axis) while VDL is ramped back down. In the
‘OFF’ state no electron tunneling is observed.
C0,1G = 6.2 aF and C
1,2
G = 7.0 aF. In Fig. 4.(b)
we show the voltage division VG/VDL obtained
by tracking the position of the Coulomb peak as
a function of (VWL−VDL). We conclude that at
VWL < 0.5 V the resistance of the control FET
channel becomes greater than the gate leakage
in the quantum device.
The charging dynamics of the device is de-
termined by the circuit RC time constant τ =
CGRGRFET
RG+RFET
. We study these dynamics by switch-
ing the control FET from an ‘ON’ state to dif-
ferent ‘OFF’ states and monitoring the result-
ing source-drain current through the quantum
device (see Fig. 4.(c)). In each case, VDL is
kept constant at 0.6 V. By comparing the tran-
sient response with the quantum device trans-
fer characteristic (Fig. 4.(d)) we see that ISD(t)
reproduces the Coulomb oscillations, with the
steady-state current determined by the volt-
age divider and VDL. For VWL = 0.6 V as
the ‘OFF’ state, RFET < RG the discharging
of the gate capacitor occurs mainly through
the control FET channel. For a more resistive
‘OFF’ state of the control FET, as given by
VWL = 0.34 V, discharging of the gate capac-
itor occurs mainly through gate leakage since
RF > RG and the steady-state voltage on the
quantum device gate VG approaches zero.
Using the observed time dynamics of the cur-
rent in Fig. 4.(c), we characterize the single-
electron retention time of the storage node
through time lapses ∆tn,n+1 between succes-
sive Coulomb oscillations, obtaining ∆t1,2 =
1450 ms and ∆t0,1 = 780 ms. These reten-
tion times can be used to estimate the follow-
ing circuit parameters: RF(VWL = 0.52 V ) =
3.1 · 1018 Ω, RF(VWL = 0.34 V ) = 4.7 · 1018 Ω
and RG = 3.5 · 1018 Ω. For the RC time con-
stant we find τ 1,2, τ 0,1 ≈ 12 s. These results
provide valuable information to assess the suit-
ability of time-multiplexing dispersive readout
for large scale quantum computing. First of all,
these values compare quite favorably to state-
of-the-art DRAM cells, which show a leakage
resistance on the order of 1015 Ω37 and a re-
fresh time of 64 ms.38 Moreover, the retention
times reported here are well above the typical
expected readout times of 100 ns of gate-based
reflectometry31 and the single qubit coherence
time of 28 ms in 28Si substrates.9 Considering
typical operation times of spin qubits in silicon
(1 µs) this retention time will allow addressing
of 106 qubits before the voltage on one node
needs to be refreshed.
As a demonstration of time-multiplexed dis-
persive readout, we perform a rf reflectometry
measurement followed by fast switching of the
control FET, shown in Fig. 4.(d). In the first
part of the measurement cycle, VDL is ramped
from 0.46 V to 0.50 V while the control FET
gate is ‘ON’ (VWL = 1.2 V), leading to a tunnel-
ing of the first electron onto the quantum dot.
6
Then, after 7.5 ms, the control FET is switched
to the ‘OFF’ state (VWL = 0.3 V) and VDL is
ramped down to 0.46 V. As expected, no disper-
sive response from the quantum dot is measured
during this time period, which could instead be
used to measure another quantum device con-
nected to the same dataline via a different con-
trol FET. In this way, multiple qubits could be
measured sequentially within the retention time
of the charge storage circuit.
Although integration of quantum and classi-
cal CMOS devices promises major advantages
in practical quantum computing architectures,
for example in addressing wiring challenges,
this comes at a cost of managing the dissipa-
tion of heat from the classical control circuits.
We estimate the heat dissipation per device in
our experiments, based on the dynamic power
produced by the control FET which is given
by P = CFETfop∆V
2. We estimate CFET, the
FET capacitance, to be CFET = 13 fF, given
the FET dimensions (50 nm × 10 µm gate and
1.3 nm equivalent oxide thickness). The oper-
ation frequency fop is limited by readout time,
typically t = 1 µs for rf-sensors, which deter-
mines the maximal frequency of 1 MHz. The
largest voltage difference between the ‘ON’ and
‘OFF’ state of the FET chosen in this experi-
ment comes close to ∆V = 1 V. From this we
estimate a power dissipation of P = 13 nW per
device, which can be treated as an upper bound
as the dimensions and thus the capacitance of
the FET, the operation frequency and voltage
difference ∆V could all be reduced. Neverthe-
less, assuming a cooling power of 400 µW at
100 mK, as achieved in current dilution refrig-
erators, operation of at least 30, 000 transistors
would be possible at this temperature.
In conclusion, we have demonstrated the inte-
gration of three elements likely to play key roles
in a large scale spin-based quantum computer:
a quantum device (quantum dot), a classical
control device (field-effect transistor) and sensi-
tive charge readout (electrical resonator). Two
of these have been fabricated on the same chip
using CMOS technology and there is a poten-
tial for the LC resonator to be made in a CMOS
process. The footprint of such spiral inductors
can exceed 500 × 500 µm2,39 however, by re-
ducing the spiral dimensions34 or using kinetic
inductance40 a two order of magnitude reduc-
tion in footprint area is expected. High qual-
ity factors could be achieved by using super-
conducting TiN, which is already found in the
gate-stack of current CMOS transistors. Over-
all, we have demonstrated a first step towards
time-based multiplexing of gate-based radio-
frequency reflectometry, with a charge sensitiv-
ity of δq = 165 µeHz−1/2, motivating further ex-
periments on multi-qubit circuits. Another key
area for further development will be incorpora-
tion of single-shot dispersive readout of single-
electron transitions, as a necessary requirement
for active feedback in quantum error-correcting
protocols.
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